
Simulation Output:-

Console Waveform Synthesize ↓ dump.vcd done

```
$ iverilog -g2005 -o out.vvp design.v testbench.v
$ vvp out.vvp
VCD info: dumpfile dump.vcd opened for output.
Received data = a5
Done = 1
/testbench.v:49: $finish called at 140 (1s)
timings ms: preprocess=375 compile=455 simulate=350 vcd-parse=0.3 (vcd 2 KB) total=1181 (incl. per-stage WASM init)
```

Waveform:-


Console
Waveform
Synthesize
↓ dump.vcd done
tb
tx
done
data_out [7:0]
clk
reset
start
uut_rx.clk
uut_rx.reset
uut_rx.rx
uut_rx.DATA
uut_rx.IDLE
uut_rx.STOP
uut_rx.bit_count [
uut_rx.data_out [7
uut_rx.done
uut_rx.shift_reg [
uut_rx.state [1:0]
uut_tx.clk
uut_tx.reset
uut_tx.start
Fit
scroll = zoom · drag = pan · click = cursor
0 – 140 s
clk
reset
start
tx
data_out [7:0]
done
0x0
0xa5
20 s
40 s
60 s
80 s
100 s
120 s
140 s